
216
XMEGA A [MANUAL]
8077I–AVR–11/2012
Bits 7:3
– Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero
when this register is written.
Bit 2
– ACKACT: Acknowledge Action
This bit defines the master's acknowledge behavior in master read mode. The acknowledge action is executed when a
command is written to the CMD bits. If SMEN in the CTRLB register is set, the acknowledge action is performed when
the DATA register is read.
Table 19-4. ACKACT bit description.
Bit 1:0
– CMD[1:0]: Command
Writing the command (CMD) bits triggers a master operation as defined by
Table 19-5 on page 216. The CMD bits are
strobe bits, and always read as zero. The acknowledge action is only valid in master read mode (R). In master write
mode (W), a command will only result in a repeated START or STOP condition. The ACKACT bit and the CMD bits can
be written at the same time, and then the acknowledge action will be updated before the command is triggered.
Table 19-5. CMD bits description.
Writing a command to the CMD bits will clear the master interrupt flags and the CLKHOLD flag.
19.9.4 STATUS – Status register
Bit 7
– RIF: Read Interrupt Flag
This flag is set when a byte is successfully received in master read mode; i.e., no arbitration was lost or bus error
occurred during the operation. Writing a one to this bit location will clear RIF. When this flag is set, the master forces the
SCL line low, stretching the TWI clock period. Clearing the interrupt flags will release the SCL line.
This flag is also cleared automatically when:
Writing to the ADDR register
Writing to the DATA register
ACKACT
Action
0
Send ACK
1
Send NACK
CMD[1:0]
Group Configuration
MODE
Operation
00
NOACT
X
Reserved
01
START
X
Execute acknowledge action succeeded by repeated START condition
10
BYTEREC
W
No operation
R
Execute acknowledge action succeeded by a byte receive
11
STOP
X
Execute acknowledge action succeeded by issuing a STOP condition
Bit
76543210
+0x03
RIF
WIF
CLKHOLD
RXACK
ARBLOST
BUSERR
BUSSTATE[1:0]
Read/Write
R/W
R
R/W
Initial Value
00000000